Modeling of Sigma-Delta Modulator Non-Idealities with Two Step Quantization in MATLAB/SIMULINK

1 Shashant Jaykar, 2 Kuldeep Pande, 3 Atish Peshattiwar, 4 Abhinav Parkhi
1, 2, 3, 4 Department of Electronics Engineering, Yeshwantrao Chavan College of Engineering, Nagpur, India

Abstract – An architecture to simplify the circuit implementation of analog-to-digital (A/D) converter in a sigma-delta (Σ∆) modulator is proposed. The two-step quantization technique is utilized to design architecture of Σ∆ modulator. The architecture is based on dividing the A/D conversion into two time steps for achieving resolution improvement without decreasing speed. The novel architecture is designed to obtain high dynamic range of input signal, high signal-to-noise ratio and high reliability. Switched capacitor (SC) modulator performance is prone to various nonidealities, which affects overall circuit performance. In this paper a set of models are proposed which takes into account SC Σ∆ modulator nonidealities, such as sampling jitter, kT/C noise, and operational amplifier parameters (noise, finite dc gain, finite bandwidth, slew-rate and saturation voltages). Each nonidealities are modelled mathematically and their behaviour is verified using different analysis in MATLAB Simulink. Simulation results on a second-order SC Σ∆ modulator with two step quantization demonstrate the validity of the models proposed.

Keywords - Sigma-delta (Σ∆) modulation, signal-to-noise ratio (SNR), analog-digital conversion.

1. Introduction

High-Resolution analog-to-digital (A/D) conversion based on Σ∆ modulation has become commonplace in many measurement applications including audio, seismic, biomedical and harsh environment sensing. Σ∆ methods incorporating oversampling and noise shaping provide improved resolution over Nyquist-rate conversion methods by trading component accuracy for time. Sigma-Delta (Σ∆) modulators are the most suitable A/D converters for low-frequency, high-resolution applications, in view of their inherent linearity, reduced antialiasing filtering requirements and robust analog implementation.

The Σ∆ modulation relies on oversampling, which means that all the operations such as integration, A/D & D/A conversion is to be performed within the same time. If any operation takes longer time than the others, it will limit the speed and dynamic range. Σ∆ modulators can be implemented either with continuous -time or with sampled-data techniques. The most popular approach is based on a sampled-data solution with switched-capacitor (SC) implementation. In fact, SC Σ∆ modulators can be efficiently realized in standard CMOS technology and included in complete mixed-signal systems without any performance degradation. For this reason, we will focus on the case of SC Σ∆ modulators in this paper.

One bit quantization has dominated in Σ∆ modulators due to its inherent linearity. The circuit implementation also becomes very simple. The internal A/D converter can be implemented with a single comparator, and the D/A converter consists of a reference voltage, a capacitor and a couple of switches. The main drawback is the high quantization noise power generated. The signal has to be heavily oversampled in order to suppress the quantization noise.

Despite the many benefits that 1-bit quantization offers, the use of multibit quantization (Fig.2) is more useful because of the introduction of efficient dynamic element matching (DEM) techniques. The SNR can be improved by the use of multibit quantization. Most of the reported multibit Σ∆ modulators have used a moderately low number of bits in the internal quantization, although increasing the bits would have a direct impact on the overall dynamic range.

In practice, a significant problem in the design of Σ∆ modulators is the estimation of their performance, since they are mixed-signal nonlinear circuits. Due to the inherent nonlinearity of the modulator loop the optimization of the performance has to be carried out with behavioral time domain simulations. Indeed, to satisfy high-performance requirements, accurate simulations of a number of non-idealities and, eventually, the comparison of the performance of different architectures are needed in order to choose the best solution. In the design of high-resolution SC Σ∆ modulators, we have typically to optimize a large set of parameters, including the performance of the building blocks, in order to achieve the desired signal-to-noise ratio (SNR).
Therefore, in this paper we present a complete set of SIMULINK [1] models, which allow us to perform exhaustive time-domain behavioral simulations of any ΣΔ modulator taking into account most of the non-idealities, such as sampling jitter, $kT/C$ noise and operational amplifier parameters (noise, finite dc gain, finite bandwidth, slew-rate (SR) and saturation voltages).

The following sections describe in detail each of the models presented. Finally, simulation results, which demonstrate the validity of the models proposed, are provided. All the simulations were carried out on classical 2nd-order SC ΣΔ modulator architecture.

2. Proposed Architecture

In multibit quantization, A/D conversion has to be performed during a single clock cycle. The conversion result has to be available to the feedback DAC well before the next integration phase, or the loop will be unstable. This leaves the flash architecture as the only option for the internal A/D converter. Here the input signal is simultaneously compared with $2^N - 1$ reference voltages in order to decide the quantization level. This means that $2^N - 1$ comparators are needed to perform the conversion (Fig. 3). Clearly, the power consumption and the area requirement of such an A/D prohibit a large number of bits. Multibit ΣΔ modulator with two step quantization process (Fig. 4) is based on dividing the A/D conversion into two steps.

3. Two-Step Internal Quantizer

To avoid some of problems encountered with a full-flash converter, the two step quantizer was developed. This two-step method uses a coarse and fine quantization to increase the SNR and resolution of the converter. The
overall accuracy of the converter is dependent on the first ADC. The second flash ADC should have only the accuracy of a stand-alone Flash converter, that means for 8-bit two-step quantizer, the second flash needs only to have the resolution of a 4-bit which is not difficult to achieve. The DAC must also be accurate to within the resolution of the ADC.

The model of two-step quantizer is shown in Fig. 5. This model was designed and simulated in MATLAB SIMULINK.

Constants have to be correctly set for two-step quantization process.

$$K_1 = \frac{1}{(2^{N/2})}, \quad K_2 = 2^{N/2}, \quad K_3 = \frac{1}{(2^{N/2})}, \quad K_4 = \frac{1}{1 + (1/2^{N/2})}$$  \hspace{1cm} (1)

The schematic of a first-order SC ΣΔ modulator is shown in Fig. 6. This circuit is used to introduce the nonidealities which affect the performance of SC ΣΔ modulators of any order. The main nonidealities of this circuit which are considered in this paper are the following:

1) clock jitter;
2) switch thermal noise;
3) operational amplifier noise;
4) operational amplifier finite gain;
5) operational amplifier BW & SR;
6) operational amplifier saturation voltages.

The basic concept of the proposed simulation environment is the evaluation of the output samples in the time domain.[6]
performance. Therefore, the effect of clock jitter on an SC circuit is completely described by computing its effect on the sampling of the input signal.

\[ x(t + \delta) - x(t) = 2\pi f_s \delta A \cos(2\pi f_s t) = \delta d x(t). \]  

This effect can be simulated with SIMULINK by using the model shown in Fig. 7, which implements Eqn. (2).

6. Integrator Noise

The most important noise sources affecting the operation of an SC \( \Sigma\Delta \) modulator are the thermal noise associated to the sampling switches and the intrinsic noise of the operational amplifiers. The total noise power of the circuit is the sum of the switch noise power and the op-amp noise power. Because of the large low-frequency gain of the first integrator, the noise performance of a \( \Sigma\Delta \) modulator is determined mainly by the switch and op-amp noise of the input stage.

These effects can be simulated with SIMULINK using the model of a “noisy” integrator shown in Fig. 4, where the variable \( b = C_s / C_f \) represents the coefficient of the integrator.

- **A. Switches Thermal Noise**
  
  Thermal noise is caused by the random fluctuation of carriers due to thermal energy and has a white spectrum and wide band, limited only by the time constant of the switched capacitors or the bandwidths of op-amps.

The error introduced when a sinusoidal signal \( x(t) \) with amplitude \( A \) and frequency \( f_s \) is sampled at an instant which is in error by an amount \( \delta \) is given by

\[ e^2_T = \int_0^\infty \frac{4kTR_m}{1 + (2\pi f_s C_s)^2} df = \frac{kT}{C_s}, \]

where \( k \) is the Boltzmann's constant, \( T \) is the absolute temperature. The switch thermal noise voltage \( e_T \) \( (kT/C \) noise) is then superimposed to the input voltage \( x(t) \) leading to

\[ y(t) = [x(t) + e_T(t)]b = \left[ x(t) + \sqrt{\frac{kT}{C_s}}n(t) \right]b \]  

Eqn. (4) is implemented by the model shown in Fig. 9.

- **B. Operational Amplifier Noise**
  
  Fig. 10 shows the model used to simulate the effect of the op-amp noise. Here, \( V_n \) represents the total \( rms \) noise voltage referred to the op-amp input. The total op-amp noise power \( (V_n)^2 \) can be evaluated, through circuit simulation, on the circuit of Fig. 6 during phase \( \Phi_2 \), by adding the noise contributions of all the devices referred to the op-amp input.

and integrating the resulting value over the whole frequency spectrum.
7. Integrator Nonidealities

The SIMULINK model of an ideal integrator with unity gain is shown in the inset of Fig. 8. Its transfer function is:

$$H(z) = \frac{z^{-1}}{1 - z^{-1}}$$

(5)

Analog circuit implementations of the integrator deviate from this ideal behavior due to several non-ideal effects. This non-ideal effect is a consequence of the op-amp non-idealities, namely finite gain and BW, slew rate (SR) and saturation voltages. Fig. 11 shows the model of the real integrator including all the non-idealities.

A. DC Gain

The dc gain of the integrator described by (5) is infinite. However, the actual gain is limited by circuit constraints. The consequence of this integrator “leakage” is that only a fraction $\alpha$ of the previous output of the integrator is added to each new input sample. The transfer function of the integrator with leakage becomes:

$$H(z) = \frac{z^{-1}}{1 - \alpha z^{-1}}$$

(6)

The dc gain of the integrator $H_0$ therefore, becomes:

$$H_0 = H(1) = \frac{1}{1 - \alpha}$$

(7)

B. Bandwidth and SR

The finite bandwidth and the SR of the op-amp are modeled in Fig. 11 with a building block placed in front of the integrator which implements a MATLAB function. [4].

### TABLE I

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Signal bandwidth</td>
<td>$BW = 22.05$ KHz</td>
</tr>
<tr>
<td>Sampling frequency</td>
<td>$F_s = 11.2896$ MHz</td>
</tr>
<tr>
<td>Oversampling ratio</td>
<td>$R = 256$</td>
</tr>
<tr>
<td>Samples number</td>
<td>$N = 65536$</td>
</tr>
<tr>
<td>Integrator gain</td>
<td>$b = b_2 = 0.5$</td>
</tr>
</tbody>
</table>

### TABLE II

<table>
<thead>
<tr>
<th>$\Sigma\Delta$ Modulator Parameter</th>
<th>SNDR [dB]</th>
<th>Resolution [bits]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Ideal modulator</td>
<td>110.5</td>
<td>18.06</td>
</tr>
</tbody>
</table>

C. Saturation

The dynamic of signals in a $\Sigma\Delta$ modulator is a major concern. It is therefore important to take into account the saturation levels of the op-amp used. This can simply be done in SIMULINK using the saturation block inside the feedback loop of the integrator, as shown in Fig. 11.

8. Simulation Results

To validate the models proposed of the various non-idealities affecting the operation of an SC $\Sigma\Delta$ modulator, we performed several simulations with SIMULINK on the second-order $\Sigma\Delta$ modulator with two-step quantization shown in Fig. 12. The simulation parameters used for the simulations are summarized in Table I and corresponds to audio standards. A minimum resolution of 18 bits is required for sensor application.

Table II compares the total SNDR and the corresponding equivalent resolution in bits of the ideal modulator, which are the maximum obtainable with the architecture and parameters used, with those achieved with the same architecture when one single limitation at a time is introduced.
Fig. 13. PSD of (1) ideal modulator (2) with sampling jitter $\Delta\tau=8$ ns.

References


